


PC Board Layout Guidelines For LonWorks® Devices









- [1.1] Why are Networked Devices Different?
- [1.2] Typical Noise Plots from PC boards
- [1.3] Customer Problems
- [1.4] How Echelon Tests Transceivers
- [1.5] Useful Tricks & Techniques You Will Learn Today











[1.2d] Noise Plots From PC Boards








[1.2e] Noise Plots From PC Boards






[1.2f] Noise Plots From PC Boards



• Radiated emissions using sniffer probe at 30cm



[1.2g] Noise Plots From PC Boards



[1.3] Some Customer Problems.....

• Customer With Neuron[®] Chip Burnup Problems in "Lightning Country"

- PROBLEM: Neuron Chips were resetting & latching up.
- DEBUG: Review of PCB artwork showed inadequate grouding & bypassing. "Top Hat" rework improved immunity of test PCB.
- SOLUTION: Revised PCB grounding, bypassing, Reset trace routing.

Customer With Both Sides Of A Custom Router Damaged By ESD

- PROBLEM: Both sides of a TP Control Module-based custom router went Applicationless from an ESD hit to one side's network connector.
- DEBUG: Review of motherboard & enclosure design showed that the TP Control Modules had no P2 standoff ground connection.
- SOLUTION: Add P2 standoff as per Control Module User's Guide.

• Customer With Simple Power Line Devices Taking Over The Network

- PROBLEM: Simple 3120 + PLT-20 Nodes had their comm parameters consistently scrambled by Power Line transients. This resulted in the PLT-20 continuously blabbing onto the Power Line.
- DEBUG: Review of PCB & metal enclosure showed no star ground.
- SOLUTION: Shoulder washers on 3 of 4 standoffs made a star ground.

[1.4] How Echelon Tests Transceivers Design & Fabricate Initial PC Boards For Testing Echelon uses 2-layer PCBs whenever possible. If EMI problems are anticipated, start w/ best 2-layer design, & add inner layers as contingency Echelon uses a PCB Milling Machine (LPKF) for quick-turn & experiments Echelon also builds large "Node Farms" and wire tables to test full-size, fully-loaded networks in different configurations Do Initial Transient & Reliability Testing "STRIFE" Testing: 10C/minute thermal cycling, 10-15C beyond operating temperature range, including power cycling.


- IEC801-2 EŠD Testing: ± 15kV air discharge, ±8kV contact discharge
 IEC801-2 DE Sussentibility Testing at least test leb/s Anashais Chamber
- IEC801-3 RF Susceptibility Testing at local test lab's Anechoic Chamber
 IEC801-4 Burst Testing w/ network cable clamp & into power cord
- IEC801-4 Burst Testing w/ network cable clamp & into power cord
 IEC801-5 Surge Testing into network cable & into power cord


Do Additional Environmental Testing

Humidity, Supersoak, Shock, Vibration & Altitude testing done at a local environmental test lab




EECHELON






- [2.2] PCB Design From The Ground Up: Star Grounding
- [2.3] ESD & EMI Keepout Areas
- [2.4] Power Distribution & Vcc Decoupling
- [2.5] Reset Signal Conditioning & LVI Issues
- [2.6] High-Speed Signal Routing Issues
- [2.7] Other Layout Considerations
- [2.8] Other Design Examples With the Neuron 3150 Chip






- FTT-10 Transceiver Vcc is Decoupled Well
- (Note: Spark Gaps Are For FTT-10 Transceiver Only)















[2.3] ESD & EMI Keepout Areas


- ESD Keepout Areas
 - Keep sensitive traces away from the Network connector
 - ESD "Clearance" arcs can jump ≥ 0.5 " through the air
 - ESD "Creepage" arcs can jump ≥ 1.5 " across surfaces
 - Use Ground Guarding to shunt creepage arcs to Star Center
 - Spark Gaps provide reasonably-controlled shunt path
- EMI Keepout Areas
 - Keep RF "Hot" signals away from Network, Power connectors
 - Usually best to route RF hot signals on component side of PC board, and use full ground guarding
 - Use some ground guarding around network & power connectors
 - Keep magnetic field noise sources (like DC-DC converter inductors) away from transceiver transformer







[2.5a] Reset Conditioning & LVI Issues

- Undervoltage Reset Part Is NOT OPTIONAL
- Neuron Chips Must Have Reliable LVI To Prevent EEPROM Corruption
 - LVI = "Low Voltage Interrupt" (asserts "Reset when Vcc is low)



[2.5b] Reset Conditioning & LVI Issues The "Reset line is a high-impedance, shared line • Use Ce caps for decoupling of "Reset line (Ce \leq 250pF total) • Keep the "Reset line short, and guard with ground as much as possible Buffer the "Reset line if it has to be routed off-board Open Collector or Open Drain LVI output is REQUIRED If you have an existing node design with a non-open collector LVI, you must add a $5k\Omega$ isolation resistor (cf: MAX70x data sheet) External LVI is a special kind of circuit: Reliable assertion of "Reset guaranteed for Vcc ≥ 1.5V (so LVI must be connected to Neuron Chip "Reset pin w/o buffering) Pulse-Stretching LVI needed for FTT-10, Flash memory • Note: when using an LVI, the old diode-capacitor delay circuit on the Reset line is not needed Internal LVI in 2nd generation Neuron Chips (3120B1, 3150B1) can be used if: The Neuron Chip is guaranteed to start up correctly on power-up using only its internal LVI circuit (consult Motorola & Toshiba) Other external circuitry can tolerate a low LVI trip point (3V-4V range)..... Be sure to check your external memory operating voltage range! A pulse-stretching LVÍ is not needed **EECHELON** 22





EECHELON





[2.8b] Other Design Examples w/ Neuron 3150 Chip

• Core Circuit from TP/XF-1250 Control Module (4-layer, 10MHz device)

COMPONENT SIDE


SOLDER SIDE






GROUND LAYER

VCC LAYER








[3] System Design Considerations


[3.1] ESD Hardening a Product Design


27


[3.2] EMI Management in a Product Design

EECHELON












[3.2c] EMI Management in a Product Design

• Ferrite Chokes Can Be Used When Desired For Additional EMI Margin





[4.1] General Test Strategy & Pass Criteria		
 Best Initial Testing Strategy (depends on the application, of course): Design a good Neuron C test program that is self-starting after resets, generates lots of network traffic, keeps statistics & info on failures, and has a visual indication of passing/failed 		
 Assemble a representative test setup with several devices communicating over network cable 		
 Test the first prototype PC board prototypes available 		
(generally cannot test hand-wired prototype boards)		
 Start with Temperature testing, then STRIFE & ESD Debug any problems with these tests first, since they are the most fundamental & hardest to pass 		
 After initial STRIFE & ESD tests are passing, perform initial testing for Burst, Surge, EMI and RF Susceptibility 		
 Perform the rest of your environmental test suite (humidity, supersoak, mechanical shock, vibration, altitude, etc.) 		
 Final PC boards should be re-tested to verify full compliance (CE Mark certification may require independent lab testing) 		
General Pass Criteria		
 For transient testing (ESD, Burst, Surge, etc.), it is generally 		
okay to lose one network packet during the transient,		
 but there should be no resets or loss of functionality Some standards define various Performance Criteria Levels 		
34 (see EN50082-1, for example)		




[4.3a] IEC801-2 ESD Testing


- Test Setup:
 - Metal tabletop over metal ground plane on floor
 - Standard test generator: ±30kV air discharge, ±8kV contact discharge
 - Level 4 testing is up to ±15kV air discharge, ±8kV contact discharge
- Test & Debug Tips:
 - Keep a real-time log of your ESD test setups, experiments & results (you will perform hundreds of experiments in a typical ESD test session, and understanding the behavior is key to effective debug)
 - Map out where ESD currents are flowing for different entry & exit points, and verify that the star ground layout of the PC board is keeping those currents away from any sensitive circuitry
 - Use the "Top Hat" rework to understand if better grounding & decoupling can help your ESD performance
 - If you need to observe any signals on your device while testing, the only option is a fiber optic probe

[4.3b] IEC801-2 ESD Testing

"Top Hat" Rework For The Neuron Chip

- Extremely Effective Technique for ESD & EMI Debugging
- Rework Simulates Very Good Grounding & Decoupling on The PCB
- Rework Steps (Neuron 3150 Chip Shown):
 - Cut a square of copper tape to cover the top of the Neuron Chip. This "Top Hat" forms an accessible ground plane on top of the chip.
 - Using thin wire (i.e. bare wire-wrap wire), connect each Vss pin to the top hat ground plane. Keep the wire connections as short as possible.
 - Connect four 0.1µF ceramic radial caps as shown between the Vdd pins and the top hat ground plane. Keep all leads short.
 - 4) If the PCB grounding to external memory devices is not low impedance, perform the same kind of top hat rework on the memory devices, and connect the top hat ground planes with a 0.5" wide strip of copper tape.





[4.4] IEC801-3 RF Susceptibility Testing

- Test Setup:
 - RF transmitting antenna in an RF-shielded Anechoic chamber creates an intense electromagnetic field at the test table
 - RF transmitter is slowly swept from 27MHz to 500MHz (new revisions of this standard may change the frequency range)
 - The RF field is amplitude modulated with 1kHz sine wave, 80% AM
 - Level 3 testing is performed with Erms = 10V/m ("Severe Environment")
- Test & Debug Tips:
 - Ensure that transceivers, terminators, etc. are designed with as much symmetry as possible. Avoid any asymmetries that could lead to common mode to differential mode conversion of the RF signal. The network wiring will pick up several volts of RF signal (common mode), depending on frequency & test level.
 - Because of the severe electromagnetic field in the chamber during this testing, any circuit probing for debug purposes must be done using a fiber optic probe

[4.5] IEC801-4 Burst Testing

• Test Setup:

39

- Network Cable Clamp Method: network cable is clamped in a one meter long test fixture, and burst noise is coupled into the network cable capacitively by the clamp. Level 4 testing with the cable clamp method uses ±2kV bursts ("Severe Industrial Environment").
- Power Cord Coupling Method: the product's power cord is plugged into the test generator, and burst noise is coupled in various modes into the power cable. Level 4 testing with the power cord method uses \pm 4kV bursts.
- Test & Debug Tips:
 - Star grounding is very important in this testing, so be sure to trace out the path that transient currents will take from the network cable and power cable to chassis ground
 - Because of the large voltage "bounces" generated during burst testing, a fiber optic probe must be used if circuitry is probed for debugging



[4.6] IEC801-5 Surge Testing

- Test Setup:
 - Surge testing is performed using a specialized test generator
 - The surge waveforms are coupled directly onto the network cable via a coupling circuit (see the 801-5 specification)
 - Level 3 testing is performed with up to ±2kV surges.
- Test & Debug Tips:
 - The energy involved in surge testing is much greater than either ESD or burst testing. This extra energy stresses transient-absorbing components, so be sure to check the power ratings of any explicit transient suppressors that you are using
 - This extra energy makes surge testing a serious shock hazard, and components that fail in surge testing often do so violently.... Be careful, and always wear your safety glasses while involved in this testing


41


EECHELON

[4.7a] EMI Radiated & Conducted Testing

• Test Setup:

- Outdoor EMI test range is used for final testing & absolute level checks
- Indoor testing is more convenient for debug & experiments. Indoor testing can be performed in an RF-shielded screen room using antennas, or it can be performed using sniffer probes (see below)
- Level "A" limits generally apply to industrial equipment, and the more stringent level "B" limits apply to residential equipment.
- Test & Debug Tips:
 - Use sniffer probes to trace out near-field magnetic noise to help map where RF currents are flowing in cables & packaging
 - Use indoor test setup with a sniffer probe on the network cable to perform convenient experiments, then use outdoor EMI scan data to correlate cable scans with absolute EMI levels





[5] <u>References, Suggested Reading & Suppliers</u>

• References & Suggested Reading

- <u>EDN Designer's Guide to Electromagnetic Compatibility</u>, EDN Supplement, 1/20/94. Available from EDN (call 800-523-9654).
- <u>Noise Reduction Techniques in Electronic Systems</u>, 2nd ed., by Henry W. Ott, John Wiley & Sons, 1988.
- <u>Protection of Electronic Circuits from Overvoltages</u>, by Ronald B. Standler, John Wiley & Sons, 1989.
- <u>High-Speed Digital Design</u>, by Howard W. Johnson and Martin Graham, Prentice Hall, 1993.
- Interference Technology Engineer's Master (ITEM), Resource Directory for EMC Products & Services, published by R&B Enterprises (call 610-825-1960).

Some Suppliers Used By Echelon

- EMI Sniffer Probe Kit: EMCO Model 7405 (call 512-835-4684).
- Fiber Optic (200kHz Analog) Parts: Motorola MFOE-71, MFOD-71.
- Fiber Optic (50MHz Analog) Parts: HP HFBR-1526, HFBR-2526.
- Environmental Test Lab: Continental Viking Labs (call 415-969-5500).
- EMI & IEC Testing: C&C Labs (call 510-440-3838).
- EMI & Safety Testing: Elliot Labs (call 415-967-4166).

• Acknowledgements

- Thanks to Rod Sinks & Elmer Suarez of Echelon, for letting me copy the noise plots that Rod presented at LonUsers VII in Europe last year.
- Thanks to Mr. Dana Craig (an EMI consultant here in Silicon Valley), for his invaluable help in Echelon's EMI compliance work.
- Thanks to Mr. Ed Nordquist (a PC Board designer here in Silicon Valley), for his patience and understanding while enduring multiple revisions of our PC boards to tune EMI and ESD performance.





Cassette Tape Order Form

The LonUsers International Spring '95 Conference tapes are unedited, convenient, and informative.

LONWORKS Users Papers (Session Time: 20 minutes) Price: \$10.00 each

- 🗌 001 Hewlett Packard Labs Prototype of a Control & Measurement System Based on Smart Transducers
- 002 Barrington Systems/Metra Corp. A Unique "Home" Automation Application
- 003 ABB Power/ABB Relays LONWORKS[®] in Substation Protection and Control Systems
- 004 University of Reading, Cybernetics Walter: An Autonomous Walking LONWORKS Controlled Robot
- □ 005 IBM Corporation Arigo[™] For The Home & Small Office
- 006 Qlon, Inc. DragNet: A Graphical Network Management Tool for LONWORKS Networks
- 🗌 007 Edwards High Vacuum A New Modular Control System for Semiconductor Pumping Systems Using LONWORKS
- 008 TranSys, Inc. IEC1131-3 Standard Software Allows LONWORKS to Function as a PLC

□ 009 CTI Interconnection Of A Wide-Area Control Network Utilizing Voice Grade Telephone Lines Requires No Programming Introduction to LONWORKS

- 🗌 010 CI Technologies Pty. Ltd. The Design Cycle of a LONWORKS Security System
- 011 Thermal Management Inc. LONWORKS Case Study HVAC Monitoring and Control
- 012 Intelligent Technologies A Systematic Approach to Large Scale LONWORKS Technology Installations
- 🗌 013 Encorp, Inc. Peak Sharing: A Win-Win Solution to Reliably & Cost-Effectively Reduce System Peak Demands
- □ 014 Intec Controls Columbia Gas Installs the Future of Automation
- □ 015 AB Networks Thousands of Interactive Televisions on LONWORKS
- □ 016 Coactive Aesthetics Distributed Control: Beyond Configuration
- □ 017 CommTech LONWORKS in the Telecommunications Industry
- \Box 018 Motorola, Inc. Using the NSS-10 Evaluation Board with a M683XX Host Processor

LONWORKS Twilight Tutorial Sessions (Session Time: 1 hour) Price: \$15.00 each

- □ 501 Echelon Tutorial: Efficient Use of Neuron[®] Program & Data Memory
- \Box 502 Echelon Tutorial: External Memory Options for the Neuron Chip
- \Box 503 Echelon Tutorial: Developing Interoperable Devices with the NodeBuilder^M Tool
- □ 504 Echelon Tutorial: Providing Distributed Access to Network Services
- □ 505 Echelon Tutorial: Designing Twisted Pair Networks
- □ 506 Echelon Tutorial: Automating Network Installation Tools
- □ 507 Echelon Tutorial: Designing Windows User Interfaces with the DDE Server
- □ 508 Echelon Tutorial: Advanced LONWORKS Diagnostics
- □ 509 Echelon Tutorial: PLT-20 Power Supply Design
- ★ 510 Echelon Tutorial: PC Board Layout Guidelines for ESD, EMI and IEC 801 Compliance
- \Box 511 Echelon Tutorial: Introduction to the LONMARK^m Interoperability Association
- □ 512 Echelon Tutorial: Designing Products to Comply with the LONMARK Interoperability Guidelines

Industry Focus Seminars (Session Time: 3 hours)

- Price \$25 per tape (2 tapes per session)
- □ 801 Industry Focus Seminar: LONWORKS Technology in Industrial Automation
- □ 802 Industry Focus Seminar: LONWORKS in Building and Commercial Facilities
- □ 803 Industry Focus Seminar: LONWORKS and the Home Automation Industry: Where Do We Stand?
- 804 Industry Focus Seminar: LONWORKS for Professional Audio and Home Theater Applications

Total LONWORKS Users Papers tapes ordered:	x \$10.00 =
Total LONWORKS Twilight Tutorial Sessions ordered:	x \$15.00 =
Total Industry Focus Seminar tapes ordered:	x \$25.00 =

TOTAL

Complete Set (42 tapes): \$375.00

ORDER DIRECTLY FROM: Audio Recording Services, Inc. 102 Chester Village Chester, MD 21619 410-643-4220 / Fax 410-643-3463

Make checks payable to: Audio Recording Services

Or Charge To:

Your 13 or 16 digit Visa number:	Mo./Yr.
	Exp.
Your 16 digit Mastercard number:	Mo./Yr.
	Exp.
Your American Express number:	Mo./Yr.
	Exp.
Your Signature	
Name	Date
Title	
Company	
Address	
City, State, Postal Code	
Country	
Phone	_Fax

^{© 1995} Echelon Corporation. Echelon, LON, LONWORKS, LonBuilder, LonManager, LonTalk, LonUsers, Neuron, 3150, 3120, the LonUsers logo, and the Echelon logo are trademarks of Echelon Corporation registered in the United States and other countries. LonLink, LONMARK, LonSupport, LonMaker, NodeBuilder, and the LONMARK logo are trademarks of Echelon Corporation.